

DESIGN OF LNA FOR WI -MAX APPLICATIONS

Sakshi Singh Dangi*¹, Dr. Yogesh Khandagre*²

*¹Research Scholar EC Department, Infinity Management & Engineering College Sagar, India.

*²EC Department, Infinity Management & Engineering College Sagar, India.

ABSTRACT

There are various technologies are used in the field of wireless communication the basic factor for all technology needed to support high speed data. In general all wireless communication users dements is high data rate with low cost RFIC designs. Several researches are experience difficulties to design transceiver front end for RF application. Design of transmitter path is easy compare to receiver path design due to interference levels are horribly less in case of transmitter because of signal level. It is happen due to RFIC design used higher operating frequency path of receiver conjointly experiencing the interior noises within communication system. The performance of communication system depends on transceiver which should have Low noise amplifiers.

Keywords: RFIC Designs, LNA, Transceiver Front, Wireless Communication.

I. INTRODUCTION

In Current Scenario audio Video based message are widely used by the user for this type of message transmission required more data rate to provide better service and it is also necessary for next generation wireless communication. The cellular or Mobile telephony and wireless local area networks (WLANs) are the two prime directions in recent years, realization of fully integrated system-on-a-chip (SoC) has become a major interest in receiver front end design architectures while retaining low cost. This is the main reason for the Complementary Metal-Oxide Semiconductor (CMOS) technology to be very popular in RF circuit designs.

The interest has grown towards technologies which can offer higher data rates in large global areas. Wi-Max can provide wide range, large bandwidth and lower cost of data rates. IEEE 802.16 standards are named as Wireless MAN by IEEE. It is eventually known as Wi- MAX. Wi-MAX Forum cited 2.3, 2.5 and 3.5GHz frequencies for standardization. A significant amount of research work has been done at 2.5GHz, because of its widespread global usage. Though, not much amount of work is stated in research or industrial for 3.5GHz, though it is much needed spectrum in many other uses, especially for the reason of the authorizing requirements.

II. METHODOLOGY

Among the different LNA design types, the cascode LNA design is most widely used technique which is shown in Fig 1 This LNA improves the technical hitches of inductively degenerated CS LNA like progress in reverse isolation, Output matching network, noise figure etc. The inductively degenerated cascode LNA gives us

- Improved noise performance in the narrow band applications.
- Provides good isolation between the input and output.
- L_s and L_g are used to make impedance matching at the input.
- Output load matching can be obtained by proper tuning of the load inductor L_d and capacitor C_{out}




Fig 2: Architecture of Simple cascode LNA

Principle of operation

The cascode LNA structure is the chosen structure because it can easily satisfy both noise and power gain requirements. The topology used here in this design is single ended cascode structure with inductive degeneration method for improved Noise Figure and input matching. By breaking down the gate width into smaller widths that are connected in parallel, the resistance at the gate terminal of input transistor can be reduced. This reduces gate resistance and increases the Cgs. The cascode structure provides higher output impedance and reduces the Miller effect. An output grounded source buffer drives the load for proper output matching. The design is seen in Fig.4.2. The best matching to achieve desired Operating Gain, Noise Figure, and IIP3 do not occur simultaneously. The Architecture of the 3.5 GHz LNA is shown in Fig 3




Fig 3: Schematic of Designed cascode LNA at 3.5GHz

III. MODELING AND ANALYSIS

The cascode LNA is the most preferred design among LNAs. Because it can provide low noise along with better gain at a time. Still, this Cascode topology suffers from the noise contributed by parasitic capacitances of transistors M1 and M2 [8]. Also we find difficulty in match and tune the load concurrently with the limited inductor and capacitor values

To minimize this noise, a series resonance inductor[8] is placed in between CS - CG stages as shown in thus at that particular node, inductor removes the parasitic capacitance at the given frequency. Same concept is used at gate of the transistor M2.




Fig 4: Enhanced Architecture of cascode CMOS LNA




Fig 5: Layout of the proposed LNA

IV. RESULTS AND DISCUSSION




Fig 6: Simulation of 1 – dB compression point (Post layout)

This design presents a 3.5 GHz LNA design using UMC 0.18 μ m CMOS technology. This enhanced cascode LNA requires a supply voltage of 1.8V and draws a current of 10.5mA, consumes 18.9 mw power, at 3.5GHz, this LNA has NF of 2.557dB, with input return loss of -14.06dB, output return loss of -15.86dB, and Forward gain of 26.88dB. This LNA performance shows high gain, with low NF. 1dB compression point of this design is -9.017dBm, means no gain compression for the received signals below compression point level. A two tone test is done to this LNA to observe the intermodulation, observed IIP3 is -4.1913dBm. This LNA can be used for high gain and low noise wireless applications. The performance summary is listed in Table 1.

Table 1

PARAMETER	Simple CascodeLNA	Enhanced Cascode LNA	
		Schematic	Post layout
S11(dB)	-25.53	-14.06	-8.39
S12(dB)	-39.61	-46.82	-52.2

S21(dB)	20.15	26.88	23.9
S22(dB)	-9.033	-15.86	-22.56
NF(dB)	2.749	2.557	3.771
NF min (dB)	2.194	2.21	2.956
1dB compression(dBm)	-17.8695	-9.017	-14.354
IIP3(dBm)	-11.9093	-4.1913	-6.7891

V. CONCLUSION

In this Thesis, the design of high gain source degenerated CMOS cascade LNA and its enhanced version are discussed. A Differential LNA model with the same concept at 3.5GHz for Wi-MAX applications is presented. This designs were implemented in Cadence 0.18 μ m CMOS technology. All the designs operate with the 1.8 V supply voltage. These LNAs give high gain, low noise figure with proper input and output matching, also the inter modulation is reduced to an extent. These LNAs can be used in applications where high gain and low noise figure are needed.

VI. REFERENCES

- [1] Wei-Chang Li, Chao-Shiun Wang and Chorng-Kuang Wang "A 2.4-GHz/3.5-GHz/5-GHz Multi-Band LNA with Complementary" 1-4244-0180-1/06/\$20.00 ©2006 IEEE
- [2] Laichun Yang, Yuexing Yan, "A High Gain Fully Integrated CMOS LNA for WLAN and Bluetooth Application", IEEE conference on Electron Devices and Solid State. Jun.2013.
- [3] Thomas H. Lee, "The Design of CMOS Radio-Frequency Integrated Circuit," Cambridge University Press, 1998.
- [4] Erick Emmanuel Djoumessi and Ke Wu, "Dual-Band Low-Noise Amplifier Using Step-Impedance Resonator (SIR) Technique for Wireless System Applications", Proceedings of the 39th European Microwave Conference, Rome, Italy, 978-2-87487-011-8 EuMA 29 September, Page(s): 1307-1310 October 2009.
- [5] D. Shaeffer and T. Lee, "A 1.5V, 1.5 GHz CMOS low noise amplifier," IEEE J. Solid-State Circuits, vol. 32, May 1997.
- [6] AKHCHAF, S. KHOULJI ,M. ESSAIDI "A NOVEL AND SINGLE CHIP TRI-BAND LOWNOISE AMPLIFIER FOR WLAN, WIFI AND WIMAX RECEIVERS International Journal of Computer Science & Information Technology (IJCSIT) Vol 4, No 6, December 2012.
- [7] Wooram Lee, Student Member, IEEE, and Ehsan Afshari, "Low-Noise Parametric Resonant Amplifier", IEEE Transactions on circuits and systems, vol. 58, march 2011.
- [8] L. Belostotski, J.W. Haslett "Noise figure optimization of inductively degenerated CMOS LNAs with integrated gate inductors", IEEE Trans. Circuit Syst, pp. 1409-1422, 2006.
- [9] Han-Chih Yeh, "Analysis and Design of Millimeter wave low-voltage CMOS cascode LNA with Magnetic Coupled Technique", IEEE Transactions on Microwave Theory and Techniques. Vol. 60, pp. 4066-4079, Dec.2012.
- [10] K. S. Yeo, and A. Cabuk," A sub threshold LNA optimized for low power applications in the ISM band", IEEE Tran. On Microwave Theory and Tech., pp. 286-292, 2008.
- [11] B. Park, K. Lee and S. Hong, "3.1-10.6 GHz RF Receiver Front end in 0.18 μ m for UWB Applications", IEEE I microwave symposium digest, pp. 1616-1619, 2010.
- [12] T.K.K. Tsang and M.N. El-Gamal, "Gain and frequency controllable sub 1V 5.8 GHz CMOS LNA," IEEE International Symposium on, pp. IV-795-IV-798, 2002.
- [13] Mou Shouxian, Ma Jian-Guo and Do Manh Anh "Modified Architecture Used for Input Matching in CMOS LNAs", IEEE Transactions on circuits & systems, Nov. 2005
- [14] Basil Jeemon, Sandeep V," Design of High Gain LNA for Wireless Applications", IEEE Conference on

Information and Communication Technologies.2013

- [15] Richard Chi His Li, "RF Circuit Design" A John Wiley publications 2009
- [16] Behzad Razavi, "RF Microelectronics" 2nd Ed Prentice Hall 2011
- [17] Thomas H. Lee, "The Design of CMOS Radio-Frequency Integrated Circuit," Cambridge University Press, 1998.
- [18] Laichun Yang, Yuexing Yan, "A High Gain Fully Integrated CMOS LNA for WLAN and Bluetooth Application", IEEE conference on Electron Devices and Solid State. Jun.2013.
- [19] D. Shaeffer and T. Lee, "A 1.5V, 1.5 GHz CMOS low noise amplifier," IEEE J. Solid- State Circuits, vol. 32, May 1997.
- [20] Wooram Lee, Student Member, IEEE, and Ehsan Afshari, "Low-Noise Parametric Resonant Amplifier", IEEE Transactions on circuits and systems, vol. 58, march 2011.