

### International Research Journal of Modernization in Engineering Technology and Science

(Peer-Reviewed, Open Access, Fully Refereed International Journal)

Volume:06/Issue:11/November-2024

Impact Factor- 8.187

www.irjmets.com

# MULTI LEVEL INVERTER FOR RENEWABLE ENERGY SYSTEM

# Kishore K<sup>\*1</sup>, Ebenezer R<sup>\*2</sup>, Jowin Kerry W<sup>\*3</sup>

<sup>\*1,2,3</sup>Pre-Final Year Student, Department Of Electrical And Electronics Engineering, Sri Ramakrishna Engineering College, Coimbatore, Tamilnadu, India.

DOI: https://www.doi.org/10.56726/IRJMETS63454

#### ABSTRACT

This paper presents a comprehensive study on the application of multi-level inverters (MLIs) in renewable energy systems, focusing on their advantages in enhancing efficiency and reducing harmonic distortion. As the demand for sustainable energy sources grows, MLIs have emerged as a crucial technology for interfacing renewable energy sources, such as solar and wind, with the power grid. The proposed framework explores various MLI topologies, including diode-clamped, flying capacitor, and cascaded H-bridge inverters, analyzing their operational principles and control strategies. Key benefits of MLIs, such as improved power quality, increased voltage levels, and reduced electromagnetic interference, are discussed. Additionally, the paper highlights the integration of advanced control techniques, such as model predictive control and fuzzy logic, to optimize performance under variable renewable energy conditions. Experimental results and simulations demonstrate the effectiveness of MLIs in achieving high efficiency and reliability in energy conversion processes. The findings underscore the potential of multi-level inverters to support the transition to a sustainable energy future, emphasizing their role in smart grid applications. This study aims to provide insights for researchers and practitioners in the field of renewable energy technology, paving the way for more efficient and reliable energy systems.

**Keywords:** Multi-Level Inverter (MLI), Renewable Energy, Power Quality, Harmonic Distortion, Efficiency, Control Strategies, Voltage Levels, Smart Grid, Energy Conversion, Sustainable Technology.

# I. INTRODUCTION

The increasing reliance on renewable energy sources, such as solar and wind, necessitates efficient and reliable power conversion systems to integrate these technologies into the existing electrical grid. Multi-level inverters (MLIs) have emerged as a promising solution, offering several advantages over traditional two-level inverters, including reduced harmonic distortion, improved power quality, and enhanced voltage output capabilities. In this context, MATLAB serves as a powerful tool for modeling, simulating, and analyzing MLI topologies and their performance in renewable energy applications. By leveraging MATLAB's extensive computational capabilities and user-friendly interface, researchers and engineers can effectively design and optimize multi-level inverter systems tailored for various renewable sources. This paper explores the implementation of multi-level inverters in renewable energy systems using MATLAB, focusing on the simulation of different MLI configurations such as diode-clamped, flying capacitor, and cascaded H-bridge inverters. We will discuss the advantages of these topologies in managing variable power generation and their impact on overall system efficiency. Additionally, the paper will present case studies demonstrating the effectiveness of MLIs in real-world renewable energy applications, highlighting their potential in facilitating the transition to sustainable energy systems.

#### II. METHODOLOGY

Multi-level inverters (MLIs) are widely used in renewable energy systems, such as photovoltaic (PV) and wind power systems, to efficiently convert DC power (from the renewable source) to AC power (used by electrical grids or loads). They provide several advantages, such as reduced harmonic distortion, better voltage control, and enhanced power quality. Below is a step-by-step methodology to design and implement a multi-level inverter for renewable energy applications.

#### a) UNDERSTANDING THE BASICS OF MULTI-LEVEL INVERTERS (MLI)

Multi-level inverters operate by synthesizing a multi-step output waveform using several DC voltage sources (or capacitors) and switches. The primary goal is to produce a staircase-like output AC waveform that approximates a pure sine wave, thereby reducing harmonic distortion and increasing power quality.



# International Research Journal of Modernization in Engineering Technology and Science

 $(\ {\it Peer-Reviewed, Open Access, Fully Refereed International Journal}\ )$ 

#### Volume:06/Issue:11/November-2024

Impact Factor- 8.187

www.irjmets.com

#### Types of Multi-Level Inverters:

- > **Diode-Clamped (NPC) Inverter**: Uses diodes to limit voltage levels.
- > Flying Capacitor (FC) Inverter: Uses capacitors to balance voltages.
- > Cascade H-Bridge (CHB) Inverter: Uses multiple H-bridge units in series for higher voltage levels.

For renewable energy systems, the **Cascade H-Bridge (CHB)** and **Diode-Clamped (NPC)** inverters are more commonly employed due to their high efficiency and ability to handle high power ratings.

#### b) SELECTION OF TOPOLOGY

The selection of inverter topology depends on factors like:

- Number of Voltage Levels: Higher levels provide better waveform quality (lower Total Harmonic Distortion (THD)).
- > **Power Rating**: Multi-level inverters are used for medium-to-high power systems.
- > Cost and Complexity: More levels increase system complexity and cost.
- ➢ For a renewable energy application:
- Cascade H-Bridge (CHB) topology is often preferred for modular systems, such as large-scale PV systems, due to scalability and ease of integration.
- > **Diode-Clamped (NPC)** topology is used in medium-voltage applications.

#### c) DESIGN CONSIDERATIONS

Key design aspects for implementing a multi-level inverter for renewable energy systems include:

#### a. Voltage Source Inverter (VSI) Design

- > The DC voltage sources can be the output of a photovoltaic (PV) array, batteries, or capacitors.
- Voltage Level Design: Each voltage level in a multi-level inverter corresponds to a specific DC voltage source or capacitor. For example, a 5-level inverter would require 5 distinct voltage levels.

#### **b. Switching Strategy**

- Pulse Width Modulation (PWM): PWM is used to control the switching of the inverter's power devices (such as IGBTs or MOSFETs). Multi-carrier PWM or space vector modulation (SVM) is often used to reduce THD in the output waveform.
- > Carrier Overlap PWM: Used in CHB inverters to reduce switching losses and improve power quality.

#### c. Harmonic Minimization

- One of the main advantages of multi-level inverters is reduced harmonic distortion. By using more levels, the inverter can more closely approximate a sine wave.
- Harmonic filtering may also be used in the output stage to ensure compliance with grid standards for power quality.

#### d) CONTROL STRATEGY

- a. Modulation Techniques
- > Sinusoidal Pulse Width Modulation (SPWM): Common for low-to-medium voltage inverters.
- > Space Vector Modulation (SVM): Offers better harmonic performance and efficiency.
- > Selective Harmonic Elimination (SHE): Used to selectively eliminate specific harmonic frequencies.
- b. Maximum Power Point Tracking (MPPT) for PV Systems
- ➢ MPPT algorithms (e.g., Perturb and Observe, Incremental Conductance) are critical for extracting the maximum available power from a photovoltaic system.
- > MPPT can be integrated with the inverter's control system to optimize energy conversion efficiency.

#### e) DC-LINK CAPACITOR SELECTION

- Multi-level inverters require DC-link capacitors (in the case of NPC or FC inverters) or individual DC sources for CHB inverters.
- > The DC-link capacitors help maintain voltage balance across the inverter stages.



# International Research Journal of Modernization in Engineering Technology and Science

( Peer-Reviewed, Open Access, Fully Refereed International Journal ) Volume:06/Issue:11/November-2024 Impact Factor- 8.187 ww

www.irjmets.com

Capacitance sizing is critical to avoid voltage ripple and ensure stable operation, particularly under varying power conditions in renewable energy systems.

#### f) THERMAL MANAGEMENT AND PROTECTION

- Multi-level inverters, especially at higher power levels, generate heat due to switching losses. Thermal management techniques, such as heat sinks and cooling systems, are essential.
- Protection mechanisms (over-voltage, over-current, short-circuit, etc.) must be implemented to ensure safe operation

# III. MODELING AND ANALYSIS

This is a cascaded H-bridge multilevel inverter circuit with sinusoidal pulse-width modulation (SPWM) control. Let's go through a detailed analysis of each component, why it's used, and the derivation of the output waveform, as well as discuss some possible parameter considerations.




Figure 1: Multi-Level Inverter.

#### **Overview of the Circuit**

This circuit Figure 1 implements a three-phase multilevel inverter using a cascaded H-bridge topology. The primary purpose of this inverter is to convert DC voltage into a three-phase AC output with multiple voltage levels, thus reducing harmonic distortion and providing a higher-quality output waveform.

#### 1. Voltage Sources (V1, V2)

- Purpose: V1 and V2 are independent DC voltage sources that provide input power to the inverter. These sources could be from batteries, photovoltaic panels, or other DC sources.
- ➤ Need: The use of multiple DC sources allows the generation of multiple voltage levels, which helps in creating a stepped waveform that approximates a sinusoidal waveform.
- > Parameter Requirements:
- Voltage Levels: The values of V1 and V2 should be chosen according to the required output voltage level of the inverter.
- Isolation: Each DC source may require electrical isolation, especially in grid-tied applications or sensitive load applications.

#### 2. Switches (S1 to S12)

- Purpose: These switches are typically power transistors (such as IGBTs or MOSFETs) with anti-parallel diodes, enabling current to flow in both directions through the switches.
- Need: The switches allow control over the connection of each DC source to the output, enabling the inverter to create various voltage levels. They are essential in forming the stepped AC output waveform.



# International Research Journal of Modernization in Engineering Technology and Science

(Peer-Reviewed, Open Access, Fully Refereed International Journal)

#### Volume:06/Issue:11/November-2024 Impact Factor- 8.187 www.irjmets.com

Configuration: The switches are arranged to form H-bridge configurations, where each bridge can generate a positive or negative voltage with respect to the load.

#### Parameter Requirements:

- **Voltage Rating**: The switches must be rated to handle the maximum voltage of the DC sources.
- Current Rating: The current rating must be chosen based on the load requirements and peak current values.
- Switching Speed: For SPWM control, high-speed switching is essential for accurately reproducing the desired waveform.

#### 3. Diodes

- Purpose: Diodes provide a path for freewheeling current, protecting the switches by allowing current to circulate when the switches turn off, especially under inductive loads.
- Diode1: This diode is added at the lower voltage source to prevent reverse current flow, ensuring proper operation and protecting the source.
- Need: Freewheeling diodes prevent high-voltage transients from damaging the switches, especially when the load is inductive.

#### Parameter Requirements:

- **Reverse Voltage**: The reverse voltage rating should be equal to or greater than the DC source voltage.
- Forward Current: The diodes should support the maximum expected current to prevent failure during freewheeling.

#### 4. SPWM Pulse Generator

- Purpose: The SPWM block generates the required pulse-width modulation signals to control the switches. SPWM modulates the duty cycle of each pulse to approximate a sinusoidal waveform.
- Need: SPWM is a widely used method for controlling inverter switches as it minimizes harmonic distortion and can control output frequency and amplitude.

#### Parameter Requirements:

- Carrier Frequency: Typically, the carrier frequency should be significantly higher than the output frequency (e.g., 1-10 kHz) for effective PWM operation.
- Modulation Index: This index, which is the ratio of the reference amplitude to the carrier amplitude, influences the output voltage levels.

#### 5. Three-Phase V-I Measurement

- > **Purpose**: This component measures the three-phase voltage and current outputs of the inverter. It's essential for monitoring and control.
- Need: V-I measurement is critical for real-time monitoring, efficiency analysis, power calculation, and quality control of the output waveform.

#### Parameter Requirements:

Accuracy: High accuracy is needed for power quality analysis and for protective functions in sensitive applications.

#### 6. Output Filter (Resistors, Inductors, and Capacitors)

- **Purpose**: The filter circuit (R2, inductors, and capacitors) smoothens the high-frequency switching components from the inverter output, resulting in a more sinusoidal waveform for the load.
- Need: Filters are necessary in multilevel inverters to reduce total harmonic distortion (THD), making the output suitable for sensitive loads or grid synchronization.

#### Parameter Requirements:

Cut-off Frequency: The filter should be designed to attenuate frequencies above the fundamental output frequency.



#### International Research Journal of Modernization in Engineering Technology and Science (Peer-Reviewed, Open Access, Fully Refereed International Journal)

Volume:06/Issue:11/November-2024 Impact Factor- 8.187 www.irjmets.com

- Inductor and Capacitor Ratings: The components should have sufficient current and voltage ratings to handle the peak output power.
- 7. Gating Signals and Scopes (Scope1, Scope3, Scope5)
- Purpose: The gating signals control the switching of the transistors. The scopes monitor these signals for waveform analysis and troubleshooting.
- Need: Proper gating is essential to ensure synchronized switching and to achieve the desired voltage levels in each phase.

#### Parameter Requirements:

Timing Precision: Accurate timing is necessary for synchronized operation across phases and to ensure waveform symmetry.

In a multilevel inverter, the output voltage is synthesized by combining the voltages of the DC sources. For a single-phase H-bridge inverter, each bridge can produce voltages +V, 0, or -V depending on the switching states. For a cascaded H-bridge multilevel inverter, the total output voltage is the sum of each H-bridge's output:

$$V_{out} = V_1 \cdot S1 + V_2 \cdot S2 + \ldots + V_n \cdot Sn$$

where:

- Vout is the output voltage at any instant,
- $V_i$  is the voltage of each DC source,
- $S_i$  is the switching function of each H-bridge, which can be +1, 0, or -1 depending on the polarity.

For a three-phase inverter, this is repeated across each phase, using appropriate phase-shifted SPWM signals to control the switching devices.

#### **SPWM GENERATION**




Figure 2: Three Phase SPWM Generation Circuit.

This diagram Figure2 appears to be a SPWM (Sinusoidal Pulse Width Modulation) generation circuit, designed to provide gating signals for a multilevel inverter, as indicated by the presence of signals like S1 to S12 (used for controlling switches in inverter circuits). Here's a detailed analysis of the components, their purposes, and some parameter considerations.

#### **Overview of the SPWM Generation Circuit**

The circuit is structured to generate PWM signals by comparing sine waves with a repeating sequence signal (likely a triangular or sawtooth wave), then processing them through relational and logical operators. The



# International Research Journal of Modernization in Engineering Technology and Science

(Peer-Reviewed, Open Access, Fully Refereed International Journal ) Volume:06/Issue:11/November-2024 Impact Factor- 8.187 www.irjmets.com

signals are organized in three phases (left, middle, right sections) to control the different switches of the inverter circuit. The generated signals control the H-bridge switches, achieving the desired multilevel inverter

#### 1. Sine Wave Block

output.

- Purpose: Generates a sinusoidal reference waveform. In SPWM, this waveform serves as the modulation signal.
- Need: The sinusoidal waveform defines the desired AC output voltage waveform. When this reference is compared with a high-frequency carrier (e.g., triangular wave), it results in PWM pulses.

#### Parameter Requirements:

- **Frequency**: Should match the desired output frequency of the inverter (e.g., 50 Hz or 60 Hz for standard AC).
- Amplitude: The amplitude of the sine wave affects the modulation index, which determines the AC output voltage.

#### 2. Repeating Sequence Block

- Purpose: This block likely generates a high-frequency triangular or sawtooth waveform used as a carrier for PWM generation.
- Need: The carrier waveform is essential for SPWM, as it provides the high-frequency reference signal against which the sine wave is compared. The intersection points of the sine wave and the carrier define the switching instants for the inverter.

#### Parameter Requirements:

- Frequency: The frequency should be much higher than the sine wave frequency, typically in the kHz range. This high carrier frequency helps produce a smooth AC output after filtering.
- Amplitude: The amplitude should be set to match the peak amplitude of the sine wave reference for correct modulation.

#### 3. Relational Operator

- Purpose: Compares the sine wave and the repeating sequence (carrier) signal to produce a PWM signal. The output of this block is high (1) when the sine wave amplitude exceeds the carrier amplitude, and low (0) otherwise.
- Need: The relational operator is critical for SPWM generation, creating a PWM signal that has a duty cycle corresponding to the instantaneous amplitude of the sine wave.

#### Parameter Requirements:

Comparison Mode: Greater than or less than comparison to determine when the sine wave is above or below the carrier.

#### 4. Logical Operators

- Purpose: Used to combine, manipulate, or complement the outputs of relational operators, creating specific logic signals for each gate driver (S1 to S12). Each logical operator adjusts the SPWM pulse patterns for different switches.
- Need: Logical operations ensure that the right gate signals are generated for each switch in the inverter, maintaining proper switching sequences across the different H-bridges in the multilevel inverter.

#### Parameter Requirements:

- Logic Functions: The required logic function (AND, OR, NOT, etc.) depends on the inverter's switching scheme.
- Delay: Minimal or no delay is preferred, as timing inaccuracies can lead to switching errors or undesired current paths in the inverter.

#### 5. MUX and DEMUX Blocks

#### MUX (Multiplexer):

> **Purpose**: Combines multiple signals into a single line to simplify signal routing and monitoring.



# International Research Journal of Modernization in Engineering Technology and Science

(Peer-Reviewed, Open Access, Fully Refereed International Journal)

#### Volume:06/Issue:11/November-2024 Impact Factor- 8.187

www.irjmets.com

Need: The MUX allows for easier signal management and visualization, particularly useful for monitoring the PWM signals on scopes.

#### **DEMUX (Demultiplexer)**:

- > **Purpose**: Splits the combined PWM signal into individual signals for each switch.
- > Need: Essential for distributing PWM signals to the respective switches (S1 to S12) in the inverter.

#### Parameter Requirements:

- > **Channel Selection**: Needs to be set according to the number of signals being handled.
- > Data Rate: Must match the PWM frequency to prevent signal distortion.

#### 6. Scopes (Scope1, Scope2, Scope3)

- Purpose: The scopes are used to monitor and visualize waveforms at different stages in the circuit, including the generated PWM signals.
- Need: Visualization on scopes is crucial for verifying the SPWM signals' correctness, ensuring they match the intended switching pattern for proper inverter operation.

#### Parameter Requirements:

- Sampling Rate: The sampling rate should be high enough to capture the PWM frequency without aliasing.
- > **Trigger Settings**: Proper triggering is needed to get a stable display of the repetitive PWM patterns.

#### **Explanation of PWM Signal Generation Process**

Each section (left, middle, right) in the circuit generates SPWM signals for one phase of the inverter. Here's how the signals are generated:

#### 1. Generation of Sine and Carrier Waves:

➤ A low-frequency sine wave and a high-frequency repeating sequence (likely triangular) are generated. These represent the reference and carrier signals, respectively.

#### 2. Comparison for SPWM Signal:

> The relational operator compares the sine and carrier signals. Where the sine wave is higher than the carrier, the output is high; otherwise, it's low. This results in a PWM signal whose duty cycle varies according to the sine wave amplitude.

#### 3. Logical Operators for Switching Logic:

Logical operators process the initial PWM signals, potentially modifying them according to specific gating requirements. For instance, in a cascaded H-bridge multilevel inverter, specific switches must be on or off to achieve the correct voltage level. The logical operators configure the switching pattern.

#### 4. Distribution of Signals:

The MUX and DEMUX blocks manage the PWM signals, organizing and routing them to the appropriate switches (S1 to S12).

The SPWM waveform generated by this setup is derived based on the intersection points between the sinusoidal reference wave and the high-frequency carrier wave. The output PWM duty cycle D at any point in time t is given by:

$$D(t) = rac{A_{
m sine}(t)}{A_{
m carrier}}$$

where:

- A<sub>sine</sub>(t) is the instantaneous amplitude of the sine wave at time t,
- A<sub>carrier</sub> is the peak amplitude of the carrier waveform.

The frequency of the resulting PWM signal is equal to the carrier frequency, while the envelope of the PWM signal follows the shape of the sine wave. After filtering, this PWM signal produces a nearly sinusoidal output waveform with a frequency equal to that of the reference sine wave.

#### [795]



#### International Research Journal of Modernization in Engineering Technology and Science (Peer-Reviewed, Open Access, Fully Refereed International Journal)

Volume:06/Issue:11/November-2024


Impact Factor- 8.187

www.irjmets.com

# IV. RESULTS AND DISCUSSION


Based on the graphs in the three images, they appear to be time-domain representations of voltage waveforms for a three-phase multi-level inverter. Here's a breakdown of what's happening in each graph and what these signals might indicate:


#### Waveform Analysis Across the Three Stages:




#### Figure 3: Wave Form1.

**Figure 3:** This shows frequent, small voltage spikes switching around a central baseline (0V). The signal switches rapidly, and the peaks vary slightly between positive and negative voltage levels. This waveform could represent the switching pulses for one of the phases. The repetition and pattern indicate regular PWM pulses.





**Figure 4:** In this graph, the switching is less frequent compared to Figure 3, suggesting different modulation characteristics. The signal is again centered around zero but has a more spaced-out switching pattern. This might represent another phase in the inverter, likely shifted in phase compared to the first image.



<sup>@</sup>International Research Journal of Modernization in Engineering, Technology and Science



# International Research Journal of Modernization in Engineering Technology and Science

(Peer-Reviewed, Open Access, Fully Refereed International Journal) Volume:06/Issue:11/November-2024 Impact Factor- 8.187 www.in

www.irjmets.com

**Image 3:** The pattern here also differs slightly, with even more sparse switching compared to the previous images. This could be the third phase, which would be phase-shifted from the other two by 120° in a balanced three-phase system.

#### General Pattern Observation:

Each image has four separate subplots. In a typical three-phase inverter, we would expect three phase outputs, and an extra subplot could represent a neutral or ground reference. The voltage levels exhibit a pattern of rapid switching, characteristic of pulse-width modulation (PWM) techniques used in inverters. The switching creates high-frequency, small-amplitude changes in the signal, alternating between positive and negative peaks.

#### **Inverter Characteristics:**

A three-phase multi-level inverter is designed to generate multiple voltage levels for each phase, often by switching at high frequencies between various voltage levels. These waveforms are typical for an inverter using PWM to create an AC-like signal from a DC source. The rapid switching in each phase waveform corresponds to the inverter changing states to approximate a sinusoidal waveform at the output, with each phase typically offset by 120 degrees for balanced output.

#### Multi-level Characteristics:

These graphs don't show continuous sinusoidal waveforms; instead, they show discrete levels, which is characteristic of a multi-level inverter. The different "levels" or steps in the voltage indicate that the inverter is generating a stepped approximation of an AC signal. The goal in a multi-level inverter is to achieve a smoother waveform by combining these discrete voltage levels.

#### Purpose of Observed Waveforms:

These waveforms represent how the inverter uses high-frequency switching to approximate an AC waveform. Each phase waveform would contribute to creating a three-phase output suitable for applications such as motor drives or grid-connected systems. The high frequency of switching and multi-level characteristics reduce the harmonic content of the output, making the waveform closer to a true sine wave when filtered.

#### **Explanation Summary:**

Each of these images likely shows a phase output of a three-phase multi-level inverter with PWM control. The fast switching between voltage levels creates a series of small pulses that, when filtered, approximate a sinusoidal AC waveform. The offset between the waveforms in each image suggests they are shifted in phase, consistent with a three-phase inverter system. These patterns are typical for PWM-based inverters aiming to achieve high-quality AC output from a DC input.


# Firme £. Wave Format

#### SINUSOIDAL PULSE WIDTH MODULATION

Figure 6: Wave Form4.



International Research Journal of Modernization in Engineering Technology and Science (Peer-Reviewed, Open Access, Fully Refereed International Journal)



The images you've provided appear to show the output of a three-phase multi-level inverter using sinusoidal pulse width modulation (SPWM). Let's analyze each graph component:

#### Top Graph (Phase Voltages with SPWM):

The three colored waveforms (usually in red, blue, and yellow) represent the phase voltages of the three-phase inverter. These sinusoidal reference signals are modulated by a higher-frequency carrier signal to produce the desired PWM waveform. The SPWM signal has multiple levels in each cycle, indicating a multi-level inverter. Each phase has distinct waveforms with carrier modulation, providing stepped approximations of a sinusoidal waveform.

The high-frequency components are the switching frequency of the carrier signal, which determines the inverter's output frequency.

#### Bottom Graph (Gate Signals or Phase Switching Patterns):

The bottom part shows the PWM pulse train, likely for each phase. The yellow and blue square wave patterns represent the switching signals sent to the inverter's switches (typically IGBTs or MOSFETs).

These gate signals alternate between high and low states to control the switching of each level in the inverter, producing the multi-level waveform seen in the top graph.



#### International Research Journal of Modernization in Engineering Technology and Science (Peer-Reviewed, Open Access, Fully Refereed International Journal)

Volume:06/Issue:11/November-2024 Impact Factor- 8.187 www.irjmets.com

#### **Observations and Interpretation**

The modulation index determines the amplitude of the reference signals, and it influences the output voltage's fundamental component.

The higher the switching frequency, the closer the output resembles a pure sinusoidal waveform, reducing harmonic distortion.

The phase shift between the waveforms in each phase indicates a 120-degree phase difference, which is typical in three-phase systems.

#### **VOLTAGE & CURRENT**

The Figure 9 & Figure 10 show two sets of plots: one for current (Ia, Ib, Ic) and one for voltage (Vab, Vbc, Vca) in a three-phase multilevel inverter system. Here's an analysis based on the patterns observed in each set.




Figure 9: Voltage Wave Form.

#### Voltage Waveform (Vab, Vbc, Vca)

- Levels: The voltage waveforms (*Vab,Vbc,Vca*) display a multilevel stepped structure, characteristic of multilevel inverters. Instead of a smooth sinusoidal shape, the waveform consists of multiple discrete levels, approximating a sine wave. This stepped waveform reduces the total harmonic distortion (THD) compared to a two-level inverter.
- Switching Patterns: The abrupt transitions between levels indicate switching events. The number of levels per cycle indicates the inverter's topology (e.g., 3-level, 5-level, etc.). Each step represents a state of the inverter's switches, and the increased number of levels provides finer control over the output waveform, resulting in better harmonic performance.
- Amplitude: The voltage amplitudes reach roughly similar peak values across each line-to-line voltage, indicating balanced phase-to-phase voltages. This balance is important for efficient power distribution and smooth operation in applications like motor drives.
- Phase Shift: The voltage waveforms are also separated by 120 degrees, consistent with a balanced threephase system. This phase shift ensures that the inverter generates a balanced output, minimizing circulating currents and maintaining power quality.

#### Current Waveforms (Ia, Ib, Ic)

Shape and Frequency: The currents (*la,lb,lc*) in the three phases exhibit sinusoidal waveforms, which is typical in balanced three-phase systems. The currents seem to have similar frequency, confirming that the system is synchronized across the three phases.

**Ripple**: The currents have small, high-frequency ripples superimposed on the sinusoidal waveform. These ripples are likely due to the switching action of the inverter's power electronics. In multilevel inverters, switching results in high-frequency components that cause this ripple effect on the current waveform.




#### International Research Journal of Modernization in Engineering Technology and Science (Peer-Reviewed, Open Access, Fully Refereed International Journal)

Volume:06/Issue:11/November-2024 Impact Factor- 8.187 www.irjmets.com

> **Amplitude**: The peak amplitude of each current waveform appears consistent across the phases, indicating a balanced load. This balance is essential for ensuring smooth operation and minimizing neutral currents in three-phase systems.

> **Phase Shift**: The currents are separated by a 120-degree phase shift, which is characteristic of a balanced three-phase system. This phase separation helps in generating a rotating magnetic field in motors or balanced power in other three-phase applications.



# Figure 10: Current Wave Form.

#### **Overall Performance Indicators**

- Harmonics and THD: The multilevel waveform in the voltage plot helps reduce THD, which is beneficial for sensitive loads and improves efficiency. However, the ripple in the current waveforms suggests some highfrequency harmonics, possibly due to switching frequencies.
- Balanced Operation: The 120-degree phase shifts in both current and voltage waveforms indicate a balanced three-phase system, which is essential for minimizing neutral currents and ensuring efficient power delivery.
- Switching Ripple: The switching ripples in the current waveforms are typical in PWM-controlled inverters but may need filtering depending on the application's requirements. For sensitive applications, additional filtering might be necessary to further smooth the output current.

This analysis suggests that the three-phase multilevel inverter is operating with balanced voltages and currents, with typical switching ripple effects on the current. The multilevel voltage waveform reduces harmonic distortion, which is advantageous for maintaining power quality.

#### V. CONCLUSION

The use of MATLAB simulation for designing and analyzing multi-level inverters (MLIs) for renewable energy systems offers significant advantages in terms of performance evaluation, optimization, and troubleshooting. Through MATLAB's powerful modeling and simulation tools, various topologies of multi-level inverters—such as Cascade H-Bridge (CHB), Diode-Clamped (NPC), and Flying Capacitor (FC)—can be simulated to assess their impact on power quality, efficiency, and harmonic distortion before physical implementation.

In the context of renewable energy applications like solar photovoltaic (PV) or wind power, MATLAB simulations allow for the integration of Maximum Power Point Tracking (MPPT) algorithms, enabling the inverter to operate at optimal efficiency under varying environmental conditions. By simulating different control strategies such as Pulse Width Modulation (PWM) or Space Vector Modulation (SVM), the simulation ensures that the inverter's output maintains low Total Harmonic Distortion (THD) and complies with grid standards.



# International Research Journal of Modernization in Engineering Technology and Science

(Peer-Keviewed, Open Access, Funy Kelereed International Journal)					
Volume:06/Issue:11/November-2024	Impact Factor- 8.187	www.irjmets.com			

The simulations also help in the design of the DC-link capacitors, switching strategies, and protection mechanisms, ensuring that the inverter can handle dynamic power fluctuations and potential faults. Additionally, MATLAB provides an environment to simulate grid interaction, assessing the inverter's ability to synchronize with the grid, manage voltage stability, and support power flow.

Ultimately, MATLAB simulation serves as a vital tool for validating the design and performance of multi-level inverters for renewable energy systems. It allows engineers to optimize system parameters, reduce development time and costs, and ensure that the inverter will perform reliably and efficiently in real-world conditions. By simulating various scenarios, potential issues can be identified and resolved early in the design process, making MATLAB a key tool for successful deployment of multi-level inverters in renewable energy applications.

#### VI. REFERENCES

- [1] M. H. Mondol, M. A. Rahman, S. P. Biswas, M. R. Islam, M. F. Kibria and K. M. Muttaqi, "A New Integrated Multilevel Inverter Topology for Renewable Energy Transformation," in IEEE Transactions on Industry Applications, vol. 59, no. 3, pp. 3031-3043, May-June 2023, doi: 10.1109/TIA.2023.3246461
- [2] S. Chakraborty and P. Bharadwai, "A Novel Multi-Level Inverter with Low Loss for 3-phase Induction Motor Drive in Electric Vehicles," 2024 IEEE 4th International Conference on Sustainable Energy and Future Electric Transportation (SEFET), Hyderabad, India, 2024, pp. 1-6, doi: 10.1109/SEFET61574.2024.10718140.
- [3] P. Manoria, "Modular Cascaded Multi-Level Inverter for Single Phase Solar Generation," 2024 IEEE 3rd International Conference on Electrical Power and Energy Systems (ICEPES), Bhopal, India, 2024, pp. 1-5, doi: 10.1109/ICEPES60647.2024.10653617.
- [4] Y. Pagidela, G. Challa, Y. R. Korivi, S. Nagularapu and P. Lakshmi, "Improving of Voltage Gain Ability by Using Seven Level and Nine Level Switched Capacitor Multilevel Inverters," 2024 IEEE Third International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES), Delhi, India, 2024, pp. 268-273, doi: 10.1109/ICPEICES62430.2024.10719263.
- [5] M. Venkateswarlu, E. C. K. Goud, A. B. Hafiz, S. Abrarulhaq and B. Ashok, "Novel Multilevel Inverter with SPWM Control Technique for PV System Applications," 2024 2nd International Conference on Device Intelligence, Computing and Communication Technologies (DICCT), Dehradun, India, 2024, pp. 335-340, doi: 10.1109/DICCT61038.2024.10533013.
- [6] A. S, R. P, M. Malegowda, C. N and D. G. K. B, "A Comparative Study of PD, POD and APOD PWM Techniques with Sinusoidal PWM Reference Signal on 5 Level Cascaded H Bridge Inverter," 2024 Asia Pacific Conference on Innovation in Technology (APCIT), MYSORE, India, 2024, pp. 1-5, doi: 10.1109/APCIT62007.2024.10673670.
- [7] M. Ramanarayana Reddy, B. Dastagiri Reddy, P. Prabhakaran and D. Kishan, "Single-Phase Six-Switch Four-Port Boost Inverter With Active Power Decoupling," in IEEE Transactions on Power Electronics, vol. 39, no. 11, pp. 14155-14160, Nov. 2024, doi: 10.1109/TPEL.2024.3435771
- [8] P. Sotoodeh and R. D. Miller, "A single-phase 5-level inverter with FACTS capability using modular multi-level converter (MMC) topology," 2013 International Electric Machines & Drives Conference, Chicago, IL, USA, 2013, pp. 1229-1234, doi: 10.1109/IEMDC.2013.6556290.
- [9] Li.W., Ruan, X. Bao, C.Pan, D.Wang, X. Grid Synchronization Systems of Three-Phase Grid-Connected Power Converters: A ComplexVector-Filter Perspective. IEEE Transactions on Industrial Electronics, Volume 61,Issue:4, IEEE Industrial Electronics Society, 2014,p.1855 - 1870.
- [10] Yang, Y. Liu, G. Liu, H. Wang, W.Design and Simulation of three phase Inverter for grid connected Photovoltaic systems. IEEE, 11th World Congress on Intelligent Control and Automation (WCICA), 2014. June 29-July 4 2014, p.5453 – 5456.
- [11] Zhilei Yao and Lan Xiao, Two-Switch Dual-Buck Grid-Connected Inverter With Hysteresis Current Control, IEEE Transactions on Power Electronics, vol 27, NO. 7, July 2012.
- [12] Muhummad . H. Rashid, Power Electronics: Circuits, Devices and Applications , Third Edition, Pearson



#### International Research Journal of Modernization in Engineering Technology and Science (Peer-Reviewed, Open Access, Fully Refereed International Journal)

		· · · · ·	 5	
Volume:06	/Issue:11/Novemb	er-2024	Impact Factor- 8.187	www.irjmets.com

#### India ,2003.

- [13] Gobinath, K. Mahendran, S. Gnanambal, I. Novel cascaded H-bridge multilevel inverter with harmonics elimination. IEEE International p. Conference on Green High Performance Computing (ICGHPC), 2013. 14-15 March 2013. p. 1-7.
- [14] Dash. P.P, Kazerani.M,A Multilevel Current Source inverter based Grid Connected Photovoltaic Systems. IEEE Conference publications,2011,p.1-6.
- [15] Mohamed A.S, Norman Mariun, Nasri Sulaiman, MAmran M. Radzi .A New Cascaded Multilevel Inverter Topology with Minimum Number of Conducting Switches," IEEE Innovative Smart Grid Technologies-Asia (ISGT ASIA) 2014.
- [16] Sandeep, N. Salodkar, P. Kulkarni, P.S. A new simplified multilevel inverter topology for grid-connected application. IEEE Students' Conference on Electrical, Electronics and Computer Science (SCEECS), 2014, p. 1-5.
- [17] Rodriguez J., Lai J.S., Peng F.Z. Multilevel inverters: A survey of topologies, controls, and applications. IEEE Trans. Ind. Electron., vol.49, no. 4, 2002, p. 724–738.
- [18] Nandurkar, S.R, Rajeev.M.Design and Simulation of three phase Inverter for grid connected Photovoltaic systems. Proceedings of Third Biennial National Conference, NCNTE 2012.
- [19] S.Busquets-Monge, J. Rocabert, P. Rodriguez, S. Alepuz, J. Bordonau, Multilevel Diode-clamped Converter for Photovoltaic Generators with Independent Voltage Control of Each Solar Array. IEEE Transactions on Industrial Electronics, vol. 55, July 2008, p. 2713-2723
- [20] O. Alonso, P. Sanchis, E. Gubia, L. Marroyo, Cascaded H-bridge Multilevel Converter for Grid Connected Photovoltaic Generators with Independent Maximum Power Point Tracking of each Solar Array, IEEE Power Electronics Specialist Conference, 2003.
- [21] Lam, C.S.Cui, X.; Choi, W.H. ; Wong, M.C.; Han,Y. D.Minimum inverter capacity design for LC-hybrid active power filters in three-phase four-wire distribution systems. The Institution of Engineering and Technology 2012. IET Power Electron.,2012, Vol. 5, No. 7, p. 956–968.